Application No.: 10/058,681

Docket No.: JCLA7301

In The Claims:

Please amend the claims as follows:

1. (currently amended) A digital phase-locked loop compiler, comprising:

a phase digital converter for comparing a feedback signal with a feedback frequency and

a reference signal at a reference frequency, sampling the compared result at a predetermined

frequency, and outputting a digital phase adjusting signal;

a digital-to-analog voltage converter for converting the digital phase adjusting signal into

an analog phase adjusting signal;

a voltage-control oscillator for outputting an output signal at the output frequency under

the adjustment of the analog phase adjusting signal; and

a post-divider for feeding back and dividing down the output signal to the phase digital

converter based upon a predetermined post adjusting value; and

a high-frequency oscillator for issuing a sampling signal at the predetermined frequency

to sample the feedback signal with the feedback frequency and the reference signal at the

reference frequency.

2. (previously amended) The compiler in claim 1 further comprises a pre-divider for

dividing down an input signal into the reference signal at the reference frequency based upon a

pre-adjusting value.

3. (cancelled)

Page 2 of 6

Application No.: 10/058,681

Docket No.: JCLA7301

4. (original) The compiler in claim 1 further comprises an out-divider for dividing down the output signal at the output frequency to produce a desired output signal at a desired output frequency according to an output adjusting value.

5. (previously amended) The compiler in claim 1, wherein the phase digital converter further comprises a phase-frequency detector for outputting a value-modifying signal according to the feedback signal with the feedback frequency and the reference signal at the reference frequency.

- 6. (previously amended) The compiler in claim 5, wherein the phase digital converter further comprises an up-down converter for outputting an adjusting signal according to the value-modifying signal.
- 7. (previously amended) The compiler in claim 6, wherein the phase digital converter further comprises an arithmetic logic unit for outputting a phase adjusting value according to the adjusting signal.
 - 8. (original) The compiler of claim 1 further comprises a built-in self-tester.
- 9. (original) The compiler in claim 1, wherein the predetermined post adjusting value for the post divider is adjustable.

Page 3 of 6

Application No.: 10/058,681

Docket No.: JCLA7301

- 10. (currently amended) The compiler of claim 3-1, wherein the sampling frequency is 360 times the comparable input frequency.
 - 11. (original) The compiler of claim 1, wherein the feedback frequency has a preset value.
- 12. (previously amended) The compiler of claim 2, wherein the pre adjusting value is automatically set by the digital phase-locked loop compiler according to the input frequency.
- 13. (original) The compiler of claim 1, wherein the post adjusting value is set according to the required output frequency.
- 14. (previously amended) The compiler of claim 4, wherein the output adjusting value is set according to the required output frequency.
- 15. (previously amended) The compiler of claim 7, wherein the phase adjusting value is a 9-bit digital signal.